

This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland



Addressing the call/topic: H2020 ECSEL-2018-2-RIA Research and Innovation Action



Deliverable

D6.8 – Development Board Software Development

Work Package:	WP6 (Application Specification and Demonstration)
Dissemination level:	Confidential
Official due date:	30.11.2022
Document editor:	Gert-Jan van Schaik (IMEC-NL)
Contributing partners:	CEA, FhG, IMEC-NL, BOSCH, IFAG, VIC, VID
Internal reviewers:	Ilja Ocket (IMEC), Björn Debaillie (IMEC)
Document version:	V1.0

© Copyright TEMPO Project. All rights reserved.

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its content is not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



1. Publishable summary

This deliverable gives an overview of the software development to support the reference designs used for the demonstrators. An overview of the hardware is given which is used for the demonstrator and what software is used where in the system. It describes the FPGA firmware, Controller firmware, platform APIs.

The described platforms are:

- SENeCA a Scalable Energy efficient Neuromorphic Computing Architecture of IMEC-NL
- The API for the SNN architecture platform of IFAG
- GEMM accelerator Xilinx FPGA board set-up of Bosch
- SCALA Target for hardware deployment and acceleration of VIC, CEA
- Digital accelerator ASIC setup of FhG, VID