




This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland



Addressing the call/topic: H2020 ECSEL-2018-2-RIA
Research and Innovation Action



TEMPO

Technologies and hardware for neuromorphic computing

Deliverable

D2.5 – BEoL FeFET NVM Block definition

Work Package:	WP2 (Emerging technologies)
Dissemination level:	Confidential
Official due date:	30.04.2022
Document editor:	Thomas Kämpfe (FhG)
Contributing partners:	FhG
Internal reviewers:	Ilja Ocket (IMEC), Björn Debaille (IMEC)
Document version:	V1

© Copyright TEMPO Project. All rights reserved.

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its content is not to be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not to be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.

1. Publishable summary

Metal-FE-metal (MFM) capacitors are an important building block for embedded FE memories. Placed in the BEoL, they can be connected to the gate contact of a standard FEoL logic device to realize 1T1C FE field effect transistors (FeFETs), as depicted in Figure 1. In a 1T1C FeFET, the polarization stored in the BEoL MFM structure modulates the surface potential of the channel, which, in turn, impacts the threshold voltage (V_t) of the transistor. Readout is done non-destructively by sensing the drain current at gate voltages significantly below $|E_c|$. Herein, BEoL MFM capacitors, 1T1C FeFET memory cells, and 1T1C FeFET memory arrays are fabricated and characterized. In addition, strategies to improve the programming voltage, memory window (MW) size, and endurance are deduced.




Figure 1: Simplified schematic showing an MFM capacitor placed in the BEoL of a microchip that is connected to the gate contact of a standard FEoL logic device to realize a 1T1C FeFET memory cell [11].