


Technology & Hardware for nEuromorphic coMPuting

- ECSEL Research and Innovation Actions (RIA*) –



TEMPO

Deliverable 4.8 SNN Arch Design Scope

Work Package	WP 4 – Design and Architecture
Document Date	30-11-2020
Revision	1
Status	Accepted
Dissemination Level	Confidential
Responsible Partner	CEA
Name	Thomas Mesquida
Contact Information	Thomas.mesquida@cea.fr

© Copyright 2019 TEMPO Project. All rights reserved

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its contents are not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



* This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland".





1. Publishable summary

Spiking neural network (SNN) emulation accelerators developed within TEMPO are aimed at providing efficient SNN execution integrating non-volatile memories, namely memristors made using different technologies depending on the partner. These memristors are used to efficiently store network parameters in a non-volatile manner, offer high memory density and low energy consumption. They can be used in the digital domain, as a resistive RAM, or in the analog domain to emulate spiking neuron behaviours. The design of the surrounding circuit and logic depends on the way these memristors are integrated into SNN modelling. Their global architecture might also differ in order to support different coding strategies, network topologies and parameter precision.

In this deliverable, we aim to describe the architecture of SNN accelerators and the systems in which they will perform their tasks. We exhibit design choices made to model SNN mechanisms and how the obtained networks are interfaced the input from WP6.