

This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland



Addressing the call/topic: H2020 ECSEL-2018-2-RIA Research and Innovation Action





Deliverable D4.4 – DNN Architecture Design Scope

Work Package:	WP4 (Design and architecture)
Dissemination level:	Confidential
Official due date:	30.10.2020
Document editor:	Peter Debacker (IMEC)
Contributing partners:	IMEC, FhG, Bosch, VID, TUD
Internal reviewers:	Ilja Ocket (IMEC), Björn Debaillie (IMEC)
Document version:	V1

© Copyright TEMPO Project. All rights reserved.

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its content is not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



1. Publishable summary

This report describes the architectural design and modelling of the most critical building blocks of the deep neural network accelerators, with the objective to minimize their resources and the power consumption and to maximize their throughput. This work leveraged the emerging MRAM and FeFET technologies from WP2. The design and optimisation steps of several ASIC designs and hardware models are described, and optimization methodologies are presented. This work feeds the power performance area (PPA) activities performed in this project, as well as the application demonstrators.

rmann/adcsurvey.html.