


# Technology & Hardware for nEuromorphic coMPuting

- ECSEL Research and Innovation Actions (RIA\*) –



## Deliverable 4.2 – Mixed-signal processing blocks for DNN –

Work Package	WP N° 4 – Design and Architecture
Document Date	31-05-2021
Revision N°	1.0
Status	Accepted
Dissemination Level	Confidential
Responsible Partner	imec
Name	Peter Debacker
Contact Information	Peter.Debacker@imec.be

© Copyright 2019 TEMPO Project. All rights reserved

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its contents are not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



\* This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland".





## 1. Publishable summary

This deliverable presents a blueprint for a 10000TOPS/W matrix-vector multiplier for neural network inference based on Analog in-Memory Computing (AiMC), an energy efficiency at least 10x beyond ultimate digital implementations. It provides: (1) a first-order analysis of a compute array with pulse-width encoded activations and a simple precharge-discharge summation line, (2) key device requirements for such a compute array, (3) examples of devices unsuited for this application (typical filamentary ReRAM and STT-MRAM), and (4) looks for a suited memory device: 2T IGZO DRAM. This compute cell and the related specs on read and write devices will drive the TFT based device optimization work in WP2.