


This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland



Addressing the call/topic: H2020 ECSEL-2018-2-RIA Research and Innovation Action





Deliverable D3.8 – 3D PnR flow enablement

Work Package:	WP3 (Integration)
Dissemination level:	Confidential
Official due date:	31 August 2021
Document editor:	Julien Ryckaert (IMEC)
	IMEC
Internal reviewers:	Ilja Ocket (IMEC), Gabriel Pares (CEA)
Document version:	V1

© Copyright TEMPO Project. All rights reserved.

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its content is not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



1. Publishable summary

3D integration has traditionally been considered as one of the most promising ways to continue traditional CMOS scaling. Modern advanced SoCs are highly heterogeneous, meaning that they incorporate several subsystems within the same chip. This creates a perfect environment for 3D integration to thrive, as the very fine pitches of 3D interconnect achievable with Wafer-to-Wafer (W2W) Hybrid Bonding (HB) match the requirement for SoC breakdown into smaller functional blocks, leading to architectural optimizations. The scope of this deliverable is that of developing a full-blown design flow for the design of a three-dimensional Integrated Circuit (IC). This includes several design aspects, going from a system partitioning methodology to a 3D-aware Place and Route (PnR) flow, aided by 3D timing analysis and optimization strategies. In this report, we describe an EDA infrastructure to enhance the level of maturity of commercial tools with respect to 3D integration, enabling the physical implementation of 3D ICs. The aspects covered: 3D partitioning, place and route, and 3D timing analysis.