


# Technology & Hardware for nEuromorphic coMputing

- ECSEL Research and Innovation Actions (RIA\*) –



## Deliverable 3.3

### Comparative study wafer-to-wafer vs die-to-wafer

<b>Work Package</b>	WP N° 3 – [WP Title]
<b>Document Date</b>	29 <sup>th</sup> March 2021
<b>Revision N°</b>	2
<b>Status</b>	accepted
<b>Dissemination Level</b>	Confidential
<b>Responsible Partner</b>	IMEC
<b>Name</b>	Andy Miller
<b>Contact Information</b>	Andy.Miller@imec.be


© Copyright 2019 TEMPO Project. All rights reserved

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its contents are not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



\* This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland".





## 1 Publishable summary

3D partitioning of devices is viewed as being one of the key enablers for pushing device scaling beyond the current apparent wall implied by Moore's Law at sub 3nm device architecture. This partitioning involves splitting System on Chip (SoC) devices at the design stage into different and independently manufactured sub die. The key goal of this approach is to enable Power Performance Area Cost (PPAC) improvements ensuring processing is done at the appropriate technology node for the sub system design.

A key technology enabler for 3D system partitioning is the ability to connect the separate sub parts of the SoC using bonding techniques. Traditionally this has been done at die level using uBumps as interconnects, leading to a trade off between performance of interconnect, interconnect pitch density and tool capability to attach different die together whilst still maintaining good alignment between the die.

Enablement of fine pitch interconnect partitioning is coming through hybrid bonding, which in turn can be separated into Wafer to Wafer (W2W) and Die to Wafer (D2W). Each approach has advantages and disadvantages. W2W enables finer pitch interconnects (sub 1um has been shown at state of the art), but comes with the disadvantage of more expensive bonding tools, impact on Known Good Die (KGD) and finally requires die size matching between the wafers. D2W hybrid bonding is significantly behind W2W in terms of process capability enabling ~5um pitch interconnects at state of the art. The bonders are less costly, however the integration flows are significantly more complex. The key advantage of this approach is KGD enablement, plus the ability to stack non-area matched die.

Both approaches have essentially the same challenges. Those challenges are explained at high level in the following report, with a summary table comparing the IMEC opinion of pros vs cons contained within the conclusion section.