




This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland



Addressing the call/topic: H2020 ECSEL-2018-2-RIA
Research and Innovation Action



TEMPO

Technologies and hardware for neuromorphic computing

Deliverable

D3.2 – 3D RC optimization

Work Package:	WP3 (Integration)
Dissemination level:	Confidential
Official due date:	30 June 2021
Document editor:	Andy Miller (IMEC)
Contributing partners:	IMEC
Internal reviewers:	Ilja Ocket (IMEC), Gabriel Pares (CEA)
Document version:	V1

© Copyright TEMPO Project. All rights reserved.

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its content is not to be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not to be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.

1. Publishable summary

3D partitioning of devices is viewed as one of the key enablers for pushing device scaling beyond the current apparent wall, implied by Moore's Law, at sub 3 nm device architecture. A key technology enabler for 3D system partitioning is the ability to connect the separate sub-parts of the SoC using die bonding techniques. RC optimisation related to 3D Heterogeneous Integration concepts primarily focus on the impact of inter-die connections reducing in pitch and wire length. In this report, we investigate how the pitch of the inter-die connections can be reduced beyond what is available in the micro-bump field. We investigate to perform either wafer-to-wafer (W2W) level or Die-to-Wafer (D2W) level hybrid bonding. Based on our investigation, we confirm that the impact of hybrid bonding on the performance is critical, especially for low power and high-performance applications. We investigated and validated different hybrid bonding techniques.