




This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland



Addressing the call/topic: H2020 ECSEL-2018-2-RIA
Research and Innovation Action



TEMPO

Technologies and hardware for neuromorphic computing

Deliverable

D3.10 – TFT device optimization runs

Work Package:	WP3 (Integration)
Dissemination level:	Confidential
Official due date:	31 August 2021
Document editor:	Nouredine Rassoul (IMEC), Subhali Subhechha (IMEC)
Contributing partners:	IMEC
Internal reviewers:	Ilja Ocket (IMEC), Gabriel Pares (CEA)
Document version:	V1

© Copyright TEMPO Project. All rights reserved.

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its content is not to be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not to be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.

1. Publishable summary

InGaZnO₄-based thin film transistors (IGZO-TFT) are very promising for neuromorphic computing applications thanks to the low off current and BEOL compatibility [1][2]. From planar to FinFET devices, front-gated architectures are commonly used to enable high density circuits. Integrating IGZO channels in such schemes is challenging due to its high sensitivity to process conditions, including hydrogen, and scavenging at the contact areas [3][4]. To optimize each device component, we need to enable flexibility to selectively engineer them. The integration scheme is fundamental in this regard. In this report, we present the gate last (GL) integration scheme, identifying its limitations, design aspects, and effect on the electrical characteristics. We also introduce an integration module, oxygen tunnel, to locally recover defects generated in the channel. We also demonstrate the possibility to avoid the need of post processing defect recovery thanks to the channel and gate dielectric scaling. Finally, we benchmark IGZO channel materials within the same device architecture.