
Technology & Hardware for nEuromorphic coMPuting - ECSEL Research and Innovation Actions (RIA*) –



Deliverable 2.1 – Definition of MRAM building blocks –

Work Package	WP N° 2 – Emerging Technologies
Document Date	WP N° 2 – Emerging Technologies
Revision N°	1
Status	DRAFT
Dissemination Level	
Responsible Partner	imec
Name	Peter Debacker
Contact Information	

© Copyright 2019 TEMPO Project. All rights reserved

This document and its contents are the property of the TEMPO Partners. All rights relevant to this document are determined by the applicable laws. This document is furnished on the following conditions: no right or license in respect to this document or its content is given or waived in supplying this document to you. This document or its contents are not be used or treated in any manner inconsistent with the rights or interests of TEMPO Partners or to its detriment and are not be disclosed to others without prior written consent from TEMPO Partners. Each TEMPO Partner may use this document according to the TEMPO Consortium Agreement.



* This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826655. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, Germany, Netherlands, Switzerland".





Publishable Summary

One of the main objectives of Work Package 2 on emerging technologies is to define a set of neuromorphic building blocks that will be measured, modelled and simulated in order to find the right specifications of emerging memory devices for neuromorphic applications. To this end, test vehicles are designed in TEMPO to develop and characterize four memory technologies. This deliverable document the MRAM test vehicle.

The test vehicle is based on a GlobalFoundries basewafer in 40nm LP, processed until M4. After that, the wafers will be finished at imec, where MRAM devices are added in between M4 and M5. The wafer is finished with additional metal up to M7 (though the simple test structures can be finished with M5 only).

Additionally, this deliverable describes the test structures designed on the vehicle, ranging from single 1R memory devices to megabit sized arrays and a binary NN accelerator prototype based on MRAM for weight storage (which is linked to imec's activities in WP4 on DNN design and architecture).

Finally, a brief overview is given on the STT-MRAM process flow targeted in this test vehicle.