Role in the TEMPO consortium

Videantis develops the next generation of its deep-learning enabled processor architecture, targeting to specifically explore and include support for Deep Compression, and to optimize the overall system architecture for the planned ASIC implementation of a deep learning accelerator chip together with Fraunhofer IIS. Additionally, videantis is adapting its CNN mapping tools to support the enhanced processor and system architecture.